Microchip HV7350DB1 Manual

Microchip Ikke kategoriseret HV7350DB1

Læs gratis den danske manual til Microchip HV7350DB1 (10 sider) i kategorien Ikke kategoriseret. Denne vejledning er vurderet som hjælpsom af 30 personer og har en gennemsnitlig bedømmelse på 4.7 stjerner ud af 15.5 anmeldelser. Har du et spørgsmål om Microchip HV7350DB1, eller vil du spørge andre brugere om produktet?

Download PDF
Side 1/10
Supertex inc.
Supertex inc.
www.supertex.com
HV7350DB1
Doc.# DSDB-HV7350DB1
A070214
General Description
The HV7350 is a monolithic eight channel, high-speed, high
voltage, ultrasound transmitter RTZ pulser. This integrated,
high performance circuit is in a single, 8x8x0.9 mm, 56-lead
QFN package.
The HV7350 can deliver a guaranteed ±1.0A source and
sink current to a capacitive transducer with +/-60V peak to
peak voltage. It is designed for portable medical ultrasound
imaging and ultrasound NDT applications. It can also be used
as a high voltage driver for other piezoelectric or capacitive
MEMS transducers, or for test systems as a signal source or
pulse signal generators.
The HV7350’s circuitry consists of controller logic circuits,
level translators, gate driving buffers and a high current and
high voltage MOSFET output stage. The output stages of
each channel are designed to provide peak output currents
typically over ±1.0A for pulsing, with up to ±60V swings in
RTZ mode. The upper limit frequency of the pulser waveform
is depending on the load capacitance.
This demoboard datasheet describes how to use the
HV7350DB1 to generate the basic high voltage pulse
waveform as an ultrasound transmitting pulser.
The HV7350 circuit uses DC coupling from a 3.3V logic
input to output Tx1~8 internally, therefore the chip needs
three sets of voltage supply rails: VLL +3.3V, VDD +5.0V and
VPP/VNN ±10 to ±60V. The VPP and VNN rail voltages can be
changed rather quickly, compared to the capacitor gate-
coupled driving pulsers. This direct coupling topology of the
gate drivers not only saves two high voltage capacitors per
channel, but also makes the PCB layout easier.
The HV7350DB1 output waveforms can be displayed using
an oscilloscope by connecting the scope probe directly to
the test points TX1~8 and GND. The soldering jumper can
select whether or not to connect the on-board dummy-load,
a 330pF capacitor paralleling with a 2.5kΩ resistor. The test
points can be used to connect the user’s transducer to easily
evaluate the pulser.
Block Diagram
Eight Channel ±60V, ±1.0A,
Ultrasound Pulser Demoboard
CPFVDD
+3.3V
RGND
HVOUT1
VPP
+10 to +60V
-10 to -60V
P-Driver
N-Driver
1 of 8 Channels
VLL
Logic
&
Level
Translator
-5V
RGND
RGND
DMP
1.0µF
VPF
VNF
Rb
LRP
+5.0V
CPOS
GND
GND
SUB
+4.0V
VREF
REN
OEN
PIN1
NIN1
PIN8
NIN8
CLK
DAP
LRP
GND
LRN
GND
VNF
VPF
LRN
GND
GND CNEG CNF VNN
+5.0V
-5.0V
1.0µF
1.0µF
0.1µF 1.0µF 1.0µF
TX1
+3.3V
1.0µ 1.0µF F
RGND
TX1
Waveform
Generator
CPLD
OSC
JTAG
EXCLK
EN
CLKIN
WAVE
FREQ
PHAS
OEN
REN
RTZ
PHAS
PWR
OEN
REN
40MHz
6
+3.3V
C4
330pF
R2
R3
2.5k
Dummy
Load
2
HV7350DB1
Supertex inc.
www.supertex.com
Doc.# DSDB-HV7350DB1
A070214
The PCB Layout Techniques
The large thermal pad at the bottom of the HV7350 package
is internally connected to the IC’s substrate (VSUB). This
thermal pad should be connected to 0V or GND externally on
the PCB. Designers need to pay attention to the connecting
traces on the outputs TX1~8, specically the high voltage and
high speed traces. In particular, controlled impedance to the
ground plane and more trace spacing needs to be applied in
this situation.
High speed PCB trace design practices that are compatible
with about 50 to 100MHz operating speeds are used for the
demoboard PCB layout. The internal circuitry of the HV7350
can operate at quite a high frequency, with the primary speed
limitation being load capacitance. Because of this high speed
and the high transient currents that result when driving ca-
pacitive loads, the supply voltage bypass capacitors and the
driver to the FET’s gate-coupling capacitors should be as
close to the pins as possible. The GND pin should have low
inductance feed-through via connections that are connected
directly to a solid ground plane. The VDD, VPP, VNN, CPF,
CNF, CNEG and CPOS voltage supply and/or bypass capaci-
tor pins can draw fast transient currents of up to 2.0A, so ±
they should be provided with a low impedance bypass capaci-
tor at the chip’s pins. A ceramic capacitor of 1.0 to 2.0µF may
be used. Only the VPP and VNN pins to GND capacitors need
to be the high-voltage type. The CPF to VPP and CNF to VNN
capacitors maybe low voltage. Minimize the trace length to
the ground plane, and insert a ferrite bead in the power supply
lead to the capacitor to prevent resonance in the power sup-
ply lines. For applications that are sensitive to jitter and noise
and using multiple HV7350 ICs, insert another ferrite bead
between each chip’s supply lines.
Pay particular attention to minimizing trace lengths and us-
ing sufcient trace width to reduce inductance. Surface mount
components are highly recommended. Since the output im-
pedance of the HV7350’s high voltage power stages is very
low, in some cases it may be desirable to add a small value
resistor in series with the output TX1~8 to obtain better wave-
form integrity at the load terminals after long cables. This will,
of course, reduce the output voltage slew rate at the terminals
of a capacitive load.
Be aware of the parasitic coupling from the outputs to the in-
put signal terminals of the HV7350. This feedback may cause
oscillations or spurious waveform shapes on the edges of the
signal transitions. Since the input operates with signals down
to 3.3V, even small coupling voltages may cause problems.
Use of a solid ground plane and good power and signal layout
practices will prevent this problem. Also ensure that the cir-
culating ground return current from a capacitive load cannot
react with common inductance to create noise voltages in the
input logic circuitry.
Testing the Integrated Pulser
The HV7350 pulser demoboard should be powered up with
multiple lab DC power supplies with current limiting functions.
The on-board dummy load 330pF//2.5k should be connectΩ-
ed to the high voltage pulser output through the solder jumper
when using an oscilloscope’s high impedance probe to meet
the typical loading condition. To evaluate different loading
conditions, one may change the values of RC within the cur-
rent and power limit of the device.
In order to drive the user’s piezo transducers with a cable, one
should match the output load impendence properly to avoid
cable and transducer reections. A 70 to 75Ω coaxial cable is
recommended. The coaxial cable end should be soldered to
the TX1~8 and GND directly with very short leads. If a user’s
load is being used, the on-board dummy load should be dis-
connected by cutting the small shorting copper trace in be-
tween the 0 resistors R2, R9, R12, R18, R23, R53, R54 or Ω
R55 pads. They are shorted by factory default.
All the on-board test points are designed to work with the
high impedance probe of the oscilloscope. Some probes may
have limited input voltage. When using the probe on these
high voltage test-points, make sure that VPP/VNN voltages do
not exceed the probe limit. Using the high impendence oscil-
loscope probe for the on-board test points, it is important to
have short ground leads to the circuit board ground plane.
If both of the inputs PIN and NIN are high, then the channel
out TX will be in Hi-Z.

Produkt Specifikationer

Mærke: Microchip
Kategori: Ikke kategoriseret
Model: HV7350DB1

Har du brug for hjælp?

Hvis du har brug for hjælp til Microchip HV7350DB1 stil et spørgsmål nedenfor, og andre brugere vil svare dig


Ikke kategoriseret Microchip Manualer

Microchip

Microchip ATmega1281 Manual

19 Juli 2025
Microchip

Microchip ATtiny461 Manual

19 Juli 2025
Microchip

Microchip ATxmega128D3 Manual

19 Juli 2025
Microchip

Microchip ATxmega128D4 Manual

19 Juli 2025
Microchip

Microchip ATTINY28 Manual

19 Juli 2025
Microchip

Microchip ATTINY861 Manual

19 Juli 2025
Microchip

Microchip ATmega1280 Manual

19 Juli 2025
Microchip

Microchip ATtiny84A Manual

19 Juli 2025
Microchip

Microchip ATmega645P Manual

19 Juli 2025
Microchip

Microchip ATmega16A Manual

19 Juli 2025

Ikke kategoriseret Manualer

Nyeste Ikke kategoriseret Manualer

Navman

Navman MiVue Smartbox 3 Manual

1 August 2025
Navman

Navman MiVue 850 Manual

1 August 2025
Navman

Navman MiVue 690 Manual

1 August 2025
Navman

Navman MiVue 145 GPS TAG Manual

1 August 2025
Navman

Navman MY30 Manual

1 August 2025
Tripp Lite

Tripp Lite SPS610HGRA Manual

1 August 2025
AEG

AEG E1WYHSK1 Manual

1 August 2025
Thermaltake

Thermaltake Pacific R1 Plus Manual

1 August 2025
Olivetti

Olivetti d-Copia 4523MFplus Manual

1 August 2025
Gossen

Gossen GL SpectroSoft Manual

1 August 2025