Microchip PIC32MM0064GPL020 Manual

Microchip Ikke kategoriseret PIC32MM0064GPL020

Læs gratis den danske manual til Microchip PIC32MM0064GPL020 (158 sider) i kategorien Ikke kategoriseret. Denne vejledning er vurderet som hjælpsom af 17 personer og har en gennemsnitlig bedømmelse på 4.6 stjerner ud af 9 anmeldelser. Har du et spørgsmål om Microchip PIC32MM0064GPL020, eller vil du spørge andre brugere om produktet?

Download PDF
Side 1/158
© 2013-2015 Microchip Technology Inc. DS60001192B-page 50-1
Section 50. CPU for Devices with MIPS32
®
microAptiv™
and M-Class Cores
This section of the manual contains the following topics:
50.1 Introduction .............................................................................................................. 50-2
50.2 Architecture Overview ............................................................................................. 50-4
50.3 PIC32 CPU Details .................................................................................................. 50-8
50.4 Special Considerations When Writing to CP0 Registers ....................................... 50-13
50.5 MIPS32 Architecture.............................................................................................. 50-14
50.6 CPU Bus................................................................................................................ 50-15
50.7 Internal System Busses......................................................................................... 50-15
50.8 Set/Clear/Invert...................................................................................................... 50-16
50.9 ALU Status Bits...................................................................................................... 50-16
50.10 Interrupt and Exception Mechanism ...................................................................... 50-17
50.11 Programming Model .............................................................................................. 50-17
50.12 Floating Point Unit (FPU)....................................................................................... 50-24
50.13 Coprocessor 0 (CP0) Registers............................................................................. 50-42
50.14 Coprocessor 1 (CP1) Registers........................................................................... 50-121
50.15 microMIPS Execution .......................................................................................... 50-132
50.16 MCU ASE Extension ........................................................................................... 50-132
50.17 MIPS DSP ASE Extension .................................................................................. 50-133
50.18 Memory Model (MCU only).................................................................................. 50-133
50.19 Memory Management (MPU only)....................................................................... 50-135
50.20 L1 Caches (MPU only) ........................................................................................ 50-141
50.21 CPU Instructions.................................................................................................. 50-145
50.22 MIPS DSP ASE Instructions ................................................................................ 50-151
50.23 CPU Initialization ................................................................................................. 50-153
50.24 Effects of a Reset ................................................................................................ 50-154
50.25 Related Application Notes ...................................................................................50-155
50.26 Revision History................................................................................................... 50-156
PIC32 Family Reference Manual
DS60001192B-page 50-2 © 2013-2015 Microchip Technology Inc.
50.1 INTRODUCTION
Depending on the device family, PIC32 devices are a complex System-on-Chip (SoC), which are
based on the microAptiv™ Microprocessor core or the M-Class Microprocessor core from
Imagination Technologies Ltd. This document provides an overview of the CPU system
architecture and features of PIC32 microcontrollers that feature these microprocessor cores.
The microAptiv Microprocessor core is a superset of the MIPS
®
M14KE™ and M14KEc™
Microprocessor cores. These cores are state of the art, 32-bit, low-power, RISC processor cores
with the enhanced MIPS32
®
Release 2 Instruction Set Architecture (ISA).
The M-Class Microprocessor core is a superset of the microAptiv™ Microprocessor core. This
32-bit, low-power, RISC processor core uses the enhanced MIPS32
®
Release 5 Instruction Set
Architecture (ISA).
Visit the Imagination Technologies Ltd. website (www.imgtec.com) to learn more about the
microprocessor cores.
Depending on the core configuration, one of two options, MCU or MPU, are used, as shown in
Table 50-1.
Table 50-1: microAptiv and M-Class Microprocessor Core Configurations
The primary difference between the MCU and MPU is the presence of an L1 cache and
TLB-based MMU on the MPU. These features are used to facilitate PIC32 designs that use
operating systems to manage virtual memory.
Note: This family reference manual section is meant to serve as a complement to device
data sheets. Depending on the device variant, this manual section may not apply to
all PIC32 devices.
Please consult the note at the beginning of the “CPU” chapter in the current device
data sheet to check whether this document supports the device you are using.
Device data sheets and family reference manual sections are available for
download from the Microchip Worldwide Web site at: http://www.microchip.com
MCU Features MPU Features
Split-bus architecture Unified bus architecture
Integrated DSP ASE (see Note 1) Integrated DSP ASE (see Note 1)
Integrated MCU™ ASE Integrated MCU ASE
microMIPS™ code compression microMIPS code compression
FMT-based MMU TLB-based MMU
Two shadow register sets Eight shadow register sets
EJTAG TAP controller EJTAG TAP controller
Performance counters Performance counters
Hardware Trace (iFlowtrace
®
) Hardware Trace (iFlowtrace)
Level One (L1) CPU cache
Note 1: This feature is not available on all devices, refer to the “CPU” chapter of the spe-
cific device data sheet to determine availability.

Produkt Specifikationer

Mærke: Microchip
Kategori: Ikke kategoriseret
Model: PIC32MM0064GPL020

Har du brug for hjælp?

Hvis du har brug for hjælp til Microchip PIC32MM0064GPL020 stil et spørgsmål nedenfor, og andre brugere vil svare dig


Ikke kategoriseret Microchip Manualer

Microchip

Microchip ATmega1281 Manual

19 Juli 2025
Microchip

Microchip ATtiny461 Manual

19 Juli 2025
Microchip

Microchip ATxmega128D3 Manual

19 Juli 2025
Microchip

Microchip ATxmega128D4 Manual

19 Juli 2025
Microchip

Microchip ATTINY28 Manual

19 Juli 2025
Microchip

Microchip ATTINY861 Manual

19 Juli 2025
Microchip

Microchip ATmega1280 Manual

19 Juli 2025
Microchip

Microchip ATtiny84A Manual

19 Juli 2025
Microchip

Microchip ATmega645P Manual

19 Juli 2025
Microchip

Microchip ATmega16A Manual

19 Juli 2025

Ikke kategoriseret Manualer

Nyeste Ikke kategoriseret Manualer

Navman

Navman MiVue Smartbox 3 Manual

1 August 2025
Navman

Navman MiVue 850 Manual

1 August 2025
Navman

Navman MiVue 690 Manual

1 August 2025
Navman

Navman MiVue 145 GPS TAG Manual

1 August 2025
Navman

Navman MY30 Manual

1 August 2025
Tripp Lite

Tripp Lite SPS610HGRA Manual

1 August 2025
AEG

AEG E1WYHSK1 Manual

1 August 2025
Thermaltake

Thermaltake Pacific R1 Plus Manual

1 August 2025
Olivetti

Olivetti d-Copia 4523MFplus Manual

1 August 2025
Gossen

Gossen GL SpectroSoft Manual

1 August 2025