Microchip SY89833L Manual

Microchip Ikke kategoriseret SY89833L

Læs gratis den danske manual til Microchip SY89833L (45 sider) i kategorien Ikke kategoriseret. Denne vejledning er vurderet som hjælpsom af 19 personer og har en gennemsnitlig bedømmelse på 4.8 stjerner ud af 10 anmeldelser. Har du et spørgsmål om Microchip SY89833L, eller vil du spørge andre brugere om produktet?

Download PDF
Side 1/45
SY89833L
3.3V Ultra-Precision 1:4 LVDS Fanout
Buffer/Translator with Internal Termination
General Description
The SY89833L is a 3.3V, high speed 2GHz differential low -
voltage differential swing (LVDS) 1:4 fanout buffer
optimized for ultra low skew applications. Within device -
skew is guaranteed to be less than 20ps over supply
voltage and temperature.
The differential input buffer has a unique internal
termination design that allows access to the termination
network through a VT pin. This feature allows the device to
easily interface to different logic standards. A VREF-AC
reference is included for AC coupled applications.-
The SY89833L is part of Micrel’s high speed clock -
synchronization family. For 2.5V applications, the
SY89832U provides similar functionality while operating
from a 2.5V ±5% supply. For applications that require a
different I/O c consult the Micrel website at ombination,
www.micrel.com, and choose from a comprehensive
product line of high speed, low- -skew fanout buffers,
translators and clock generators.
Datasheets and support documentation are available on
Micrel’s web site at: www.micrel.com.
Features
• Guaranteed AC performance over temperature and
voltage:
− - DC to > 2GHz throughput
− - - <600ps propagation delay (IN to Q)
− - <20ps within device skew
− <150ps rise/fall times
• - : Ultra low jitter design
− 98fsRMS phase jitter
• -Patented Any In input termination and VT pin accepts
DC- - and AC coupled inputs
• - High speed LVDS outputs
• : 3.3V power supply operation
− - Industrial temperature range: 40°C to +85°C
• - ( × ) Available in 16 pin 3mm 3mm QFN package
Applications
• Processor clock distribution
• SONET clock distribution
• Fibre Channel clock distribution
• Gigabit Ethernet clock distribution
Functional Block Diagram
Typical Performance
Precision Edge rel, Inc. is a registered trademark of Mic
Micrel Inc. • 2180 Fortune Drive • Jose, CA 95131 • USA • tel +1 (408) 944 0800 • fax + 1 (408) 474 1000 • San - - http://www.micrel.com
September 10, 2014
Revision 3.0
hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY89833L
Ordering Information( )
1
Part Number Package Type Operating Range Package Marking Lead Finish
SY89833LMG 16 -QFN Industrial 833L with Pb-Free Bar Line Indicator NiPdAu
Pb-Free
SY89833LMG TR(2) - 8 -QFN 16 Industrial 33L with Pb Free Bar Line Indicator NiPdAu
Pb-Free
Notes:
1. Contact factory for die availability. Dice are guaranteed at T
A ° = 25 C, DC Electricals only.
2. Tape and Reel.
Pin Conguration
16-Pin 3mm × 3mm QFN
Pin Description
Pin Number Pin Name Pin Function
15, 16
1, 2
3, 4
5, 6
Q0, /Q0
Q1, /Q1
Q2, /Q2
Q3, /Q3
LVDS Differential Outputs: Normally terminated with 100Ω across the pair (Q, /Q). See “LVDS
Outputs” section. Unused outputs should be terminated with a 100 resistor across each pair.Ω
8 EN
This single-ended TTL/CMOS-compatible input functions as a synchronous output enable. The
synchronous enable ensures that enable/disable will only occur when the outputs are in a logic LOW
state. Note that this input is internally connected to a 25kΩ -pull up resistor and will default to logic
HIGH state (enabled) if left open.
9, 12 /IN, IN
Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs accept AC-
or DC-Coupled differential signals as small as 100mV. Each pin of a pair internally terminates to a VT
pin through 50 . Note that these inputs will default to an intermediate state if left open. Please refer to Ω
the “Input Interface Applications” section for more details.
10 VREF-AC
Reference Voltage: These outputs bias to V
CC-1.4V.They are used when AC coupling the inputs (IN,
/IN). For AC-Coupled applications, connect VREF pin and bypass with 0.01- AC to VT µF low ESR
capacitor to VCC. See “Input Interface Applications” section for more details. Maximum sink/source
current is ±1.5mA. Due to the limited drive capability, each VREF AC pin is only intended to drive its -
respective VT pin.
September 10, 2014 2 Revision 3.0
hbwhelp@micrel.com or (408) 955-1690

Produkt Specifikationer

Mærke: Microchip
Kategori: Ikke kategoriseret
Model: SY89833L

Har du brug for hjælp?

Hvis du har brug for hjælp til Microchip SY89833L stil et spørgsmål nedenfor, og andre brugere vil svare dig


Ikke kategoriseret Microchip Manualer

Microchip

Microchip ATmega1281 Manual

19 Juli 2025
Microchip

Microchip ATtiny461 Manual

19 Juli 2025
Microchip

Microchip ATxmega128D3 Manual

19 Juli 2025
Microchip

Microchip ATxmega128D4 Manual

19 Juli 2025
Microchip

Microchip ATTINY28 Manual

19 Juli 2025
Microchip

Microchip ATTINY861 Manual

19 Juli 2025
Microchip

Microchip ATmega1280 Manual

19 Juli 2025
Microchip

Microchip ATtiny84A Manual

19 Juli 2025
Microchip

Microchip ATmega645P Manual

19 Juli 2025
Microchip

Microchip ATmega16A Manual

19 Juli 2025

Ikke kategoriseret Manualer

Nyeste Ikke kategoriseret Manualer

Synology

Synology CMA-01 Manual

1 August 2025
Synology

Synology RKS-02 Manual

1 August 2025
Navman

Navman MiVue 765 SAFETY Manual

1 August 2025
Navman

Navman MY75T Manual

1 August 2025
Exquisit

Exquisit AIRFRY 3010 Manual

1 August 2025
Navman

Navman MiVue 155 SAFETY Manual

1 August 2025
Navman

Navman MiVue 698 Manual

1 August 2025
Newland

Newland FM550 Manual

1 August 2025
Tripp Lite

Tripp Lite SRIN4181810 Manual

1 August 2025
Navman

Navman MyTruck III Manual

1 August 2025