2018 Microchip Technology Inc. DS20006101A-page 1
SY89847U
Features
• Selects Between Two Sources and Provides 5
Precision LVDS Copies
• Fail Safe Input Prevents Outputs from Oscillating
when Input is Invalid
• Guaranteed AC Performance over Temperature
and Supply Voltage:
- DC-to >1.5 GHz Throughput
- <1000 ps Propagation Delay (IN-to-Q)
- <210 ps Rise/Fall Times
• Ultra-Low Jitter Design:
- <1 psRMS Random Jitter
- <1 psRMS Cycle-to-Cycle Jitter
- <10 psPP Total Jitter (Clock)
- <0.7 psRMS MUX Crosstalk Induced Jitter
• Unique, Patented MUX Input Isolation Design
Minimizes Adjacent Channel Crosstalk
• Unique, Patented Internal Termination and VT Pin
Accepts DC- and AC-Coupled Inputs (CML,
PECL, LVDS)
• Wide Input Voltage Range VCC to GND
• 2.5V ±5% Supply Voltage
• –40°C to +85°C Industrial Temperature Range
• Available in 32-Pin (5 mm x 5 mm) QFN Package
Applications
• Fail Safe Clock Protection
• Ultra-Low Jitter LVDS Clock Distribution
• Rack-Based Telecom/Datacom
Markets
• LAN/WAN
• Enterprise Servers
• ATE
• Test and Measurement
General Description
The SY89847U is a 2.5V, 1:5 LVDS fanout buffer with a
2:1 differential input multiplexer (MUX). A unique fail
safe input (FSI) protection prevents metastable output
conditions when the selected input clock fails to a DC
voltage (voltage between the pins of the differential
input drops significantly below 100 mV).
The differential input includes Microchip’s unique, 3-pin
internal termination architecture that can interface to
any differential signal (AC- or DC-coupled) as small as
100 mV (200 mVPP) without any level shifting or
termination resistor networks in the signal path. The
outputs are LVDS compatible with very fast rise/fall
times guaranteed to be less than 210 ps.
The SY89847U operates from a 2.5V ±5% supply and
is guaranteed over the full industrial temperature range
of –40°C to +85°C. The SY89847U is part of
Microchip’s high-speed, Precision Edge® product line.
Package Type