Texas Instruments SN74AS161N Manual

Texas Instruments Ikke kategoriseret SN74AS161N

Læs gratis den danske manual til Texas Instruments SN74AS161N (30 sider) i kategorien Ikke kategoriseret. Denne vejledning er vurderet som hjælpsom af 17 personer og har en gennemsnitlig bedømmelse på 4.9 stjerner ud af 9 anmeldelser. Har du et spørgsmål om Texas Instruments SN74AS161N, eller vil du spørge andre brugere om produktet?

Download PDF
Side 1/30
SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163
SN74ALS161B, SN74ALS163B, SN74AS161, SN74AS163
SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
SDAS276A – DECEMBER 1994 – REVISED JULY 2000
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Internal Look-Ahead Circuitry for Fast
Counting
Carry Output for n-Bit Cascading
Synchronous Counting
Synchronously Programmable
Package Options Include Plastic
Small-Outline (D) and Shrink Small-Outline
(DB) Packages, Ceramic Chip Carriers (FK),
Standard Plastic (N) and Ceramic (J) DIPs
description
These synchronous, presettable, 4-bit decade
and binary counters feature an internal carry
look-ahead circuitry for application in high-speed
counting designs. The SN54ALS162B is a 4-bit
decade counter. The ’ALS161B, ’ALS163B,
’AS161, and ’AS163 devices are 4-bit binary
counters. Synchronous operation is provided by
having all flip-flops clocked simultaneously so that
the outputs change coincidentally with each other
when instructed by the count-enable (ENP, ENT)
inputs and internal gating. This mode of operation
eliminates the output counting spikes normally
associated with asynchronous (ripple-clock)
counters. A buffered clock (CLK) input triggers the
four ip-ops on the rising (positive-going) edge of
the clock input waveform.
These counters are fully programmable; they can
be preset to any number between 0 and 9 or 15.
Because presetting is synchronous, setting up a
low level at the load (LOAD) input disables the
counter and causes the outputs to agree with the
setup data after the next clock pulse, regardless
of the levels of the enable inputs.
The clear function for the ’ALS161B and ’AS161 devices is asynchronous. A low level at the clear (CLR) input
sets all four of the ip-op outputs low, regardless of the levels of the CLK, LOAD, or enable inputs. The clear
function for the SN54ALS162B, ’ALS163B, and ’AS163 devices is synchronous, and a low level at CLR sets
all four of the ip-op outputs low after the next clock pulse, regardless of the levels of the enable inputs. This
synchronous clear allows the count length to be modied easily by decoding the Q outputs for the maximum
count desired. The active-low output of the gate used for decoding is connected to CLR to synchronously clear
the counter to 0000 (LLLL).
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without
additional gating. ENP and ENT inputs and a ripple-carry (RCO) output are instrumental in accomplishing this
function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled,
Copyright 2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
SN54ALS161B, SN54ALS162B, SN54ALS163B,
SN54AS161, SN54AS163 . . . J PACKAGE
SN74ALS161B, SN74AS161,
SN74AS163 . . . D OR N PACKAGE
SN74ALS163B . . . D, DB, OR N PACKAGE
(TOP VIEW)
3 2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
QA
QB
NC
QC
QD
A
B
NC
C
D
SN54ALS161B, SN54ALS162B, SN54ALS163B,
SN54AS161, SN54AS163 . . . FK PACKAGE
(TOP VIEW)
CLK
CLR
NC
LOAD
ENT RCO
ENP
GND
NC
NC – No internal connection
VCC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLR
CLK
A
B
C
D
ENP
GND
VCC
RCO
QA
QB
QC
QD
ENT
LOAD

Produkt Specifikationer

Mærke: Texas Instruments
Kategori: Ikke kategoriseret
Model: SN74AS161N

Har du brug for hjælp?

Hvis du har brug for hjælp til Texas Instruments SN74AS161N stil et spørgsmål nedenfor, og andre brugere vil svare dig


Ikke kategoriseret Texas Instruments Manualer

Texas Instruments

Texas Instruments SN74CBT16244DL Manual

14 Oktober 2024
Texas Instruments

Texas Instruments SN74CBTD1G384DBVR Manual

6 Oktober 2024
Texas Instruments

Texas Instruments SN74CBT16211ADLR Manual

27 September 2024
Texas Instruments

Texas Instruments SN74LV125APWR Manual

16 September 2024
Texas Instruments

Texas Instruments SN74ALS688DW Manual

11 September 2024
Texas Instruments

Texas Instruments CD74AC164M96 Manual

4 September 2024
Texas Instruments

Texas Instruments SN74F125DR Manual

12 August 2024
Texas Instruments

Texas Instruments CD74HC04M Manual

11 August 2024
Texas Instruments

Texas Instruments SN74LS390N Manual

10 August 2024
Texas Instruments

Texas Instruments SN74LVC1GX04DCKT Manual

9 August 2024

Ikke kategoriseret Manualer

Nyeste Ikke kategoriseret Manualer

Childhome

Childhome Two by Two Manual

31 Oktober 2025
RaySafe

RaySafe Pro Digi Phantom Manual

31 Oktober 2025
ErgoAV

ErgoAV ERFFL4-01BG Manual

31 Oktober 2025
IFM

IFM EBC026 Manual

31 Oktober 2025
Eizo

Eizo DuraVision SGX0031 Manual

31 Oktober 2025
EtherWAN

EtherWAN EX89000 Manual

31 Oktober 2025
ErgoAV

ErgoAV ERFFX4-01GB Manual

31 Oktober 2025
Moultrie

Moultrie EXO Manual

31 Oktober 2025
EtherWAN

EtherWAN EX78000 Manual

31 Oktober 2025
Yamazen

Yamazen KS-AA30 Manual

31 Oktober 2025