Texas Instruments SN74AHC138N Manual


Læs gratis den danske manual til Texas Instruments SN74AHC138N (33 sider) i kategorien Ikke kategoriseret. Denne vejledning er vurderet som hjælpsom af 12 personer og har en gennemsnitlig bedømmelse på 4.7 stjerner ud af 6.5 anmeldelser. Har du et spørgsmål om Texas Instruments SN74AHC138N, eller vil du spørge andre brugere om produktet?

Side 1/33
SN54AHC138, SN74AHC138
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SCLS258L − DECEMBER 1995 − REVISED JULY 2003
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
DOperating Range 2-V to 5.5-V VCC
DDesigned Specifically for High-Speed
Memory Decoders and Data-Transmission
Systems
DIncorporate Three Enable Inputs to Simplify
Cascading and/or Data Reception
DLatch-Up Performance Exceeds 250 mA Per
JESD 17
DESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
3 2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
Y1
Y2
NC
Y3
Y4
C
G2A
NC
G2B
G1
B
A
NC
Y6
Y5
V
Y0
Y7
GND
NC
SN54AHC138 . . . FK PACKAGE
(TOP VIEW)
CC
NC − No internal connection
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
A
B
C
G2A
G2B
G1
Y7
GND
VCC
Y0
Y1
Y2
Y3
Y4
Y5
Y6
SN54AHC138 . . . J OR W PACKAGE
SN74AHC138 . . . D, DB, DGV, N, NS,
OR PW PACKAGE
(TOP VIEW)
SN74AHC138 . . . RGY PACKAGE
(TOP VIEW)
1 16
8 9
2
3
4
5
6
7
15
14
13
12
11
10
Y0
Y1
Y2
Y3
Y4
Y5
B
C
G2A
G2B
G1
Y7
A
Y6 V
GND
CC
description/ordering information
The ’AHC138 decoders/demultiplexers are designed for high-performance memory-decoding and data-routing
applications that require very short propagation-delay times. In high-performance memory systems, these
decoders can be used to minimize the effects of system decoding. When employed with high-speed memories
utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are
less than the typical access time of the memory. This means that the effective system delay introduced by the
decoders is negligible.
ORDERING INFORMATION
TAPACKAGEORDERABLE
PART NUMBER
TOP-SIDE
MARKING
QFN − RGY Tape and reel SN74AHC138RGYR HA138
PDIP − N Tube SN74AHC138N SN74AHC138N
SOIC D
Tube SN74AHC138D
AHC138
SOIC − D Tape and reel SN74AHC138DR AHC138
−40° °C to 85 C SOP − NS Tape and reel SN74AHC138NSR AHC138
SSOP − DB Tape and reel SN74AHC138DBR HA138
TSSOP PW
Tube SN74AHC138PW
HA138
TSSOP − PW Tape and reel SN74AHC138PWR HA138
TVSOP − DGV Tape and reel SN74AHC138DGVR HA138
CDIP − J Tube SNJ54AHC138J SNJ54AHC138J
−55° °C to 125 C CFP − W Tube SNJ54AHC138W SNJ54AHC138W
55 C
to
125 C
LCCC − FK Tube SNJ54AHC138FK SNJ54AHC138FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
Copyright © 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SN54AHC138, SN74AHC138
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SCLS258L − DECEMBER 1995 − REVISED JULY 2003
2POST OFFICE BOX 655303 DALLAS, TEXAS 75265
description/ordering information (continued)
The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two
active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding.
A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one
inverter. An enable input can be used as a data input for demultiplexing applications.
FUNCTION TABLE
ENABLE INPUTS SELECT INPUTS OUTPUTS
G1 G2A G2B C B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
X H X X X X H H H H H H H H
X X H X X X H H H H H H H H
L X X X X X H H H H H H H H
H L L L L L L H H H H H H H
H L L L L H H L H H H H H H
H L L L H L H H L H H H H H
H L L L H H H H H L H H H H
H L L H L L H H H H L H H H
H L L H L H H H H H H L H H
H L L H H L H H H H H H L H
H L L H H H H H H H H H H L
logic diagram (positive logic)
G1
G2B
G2A
C
B
A
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
Data
Outputs
Select
Inputs
Enable
Inputs
1
2
3
4
5
6
15
14
13
12
11
10
9
7
Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.


Produkt Specifikationer

Mærke: Texas Instruments
Kategori: Ikke kategoriseret
Model: SN74AHC138N

Har du brug for hjælp?

Hvis du har brug for hjælp til Texas Instruments SN74AHC138N stil et spørgsmål nedenfor, og andre brugere vil svare dig