Texas Instruments SN74AHCT125PWR Manual

Texas Instruments Ikke kategoriseret SN74AHCT125PWR

Læs gratis den danske manual til Texas Instruments SN74AHCT125PWR (27 sider) i kategorien Ikke kategoriseret. Denne vejledning er vurderet som hjælpsom af 49 personer og har en gennemsnitlig bedømmelse på 4.8 stjerner ud af 25 anmeldelser. Har du et spørgsmål om Texas Instruments SN74AHCT125PWR, eller vil du spørge andre brugere om produktet?

Download PDF

Side 1/27

SN54AHCT125, SN74AHCT125

QUADRUPLE BUS BUFFER GATES

WITH 3-STATE OUTPUTS

SCLS264O − DECEMBER 1995 − REVISED JULY 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

DInputs Are TTL-Voltage Compatible

DLatch-Up Performance Exceeds 250 mA Per

JESD 17

DESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

1OE

2OE

GND

VCC

4OE

3OE

SN54AHCT125 . . . J OR W PACKAGE

SN74AHCT125 . . . D, DB, DGV, N, NS,

OR PW PACKAGE

(TOP VIEW)

3 2 1 20 19

9 10 11 12 13

3OE

2OE

1OE

4OE

GND

SN54AHCT125 . . . FK PACKAGE

(TOP VIEW)

NC − No internal connection

SN74AHCT125 . . . RGY PACKAGE

(TOP VIEW)

1 14

7 8

4OE

3OE

2OE

1OE

3Y V

GND

description/ordering information

The ’AHCT125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.

Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective

gate passes the data from the A input to its Y output.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TAPACKAGE†ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

QFN − RGY Tape and reel SN74AHCT125RGYR HB125

PDIP − N Tube SN74AHCT125N SN74AHCT125N

SOIC D

Tube SN74AHCT125D

AHCT125

SOIC − D Tape and reel SN74AHCT125DR AHCT125

−40° °C to 85 C SOP − NS Tape and reel SN74AHCT125NSR AHCT125

SSOP − DB Tape and reel SN74AHCT125DBR HB125

TSSOP PW

Tube SN74AHCT125PW

HB125

TSSOP − PW Tape and reel SN74AHCT125PWR HB125

TVSOP − DGV Tape and reel SN74AHCT125DGVR HB125

CDIP − J Tube SNJ54AHCT125J SNJ54AHCT125J

−55° °C to 125 C CFP − W Tube SNJ54AHCT125W SNJ54AHCT125W

55 C

125 C

LCCC − FK Tube SNJ54AHCT125FK SNJ54AHCT125FK

†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

On products compliant to MIL-PRF-38535, all parameters are tested

unless otherwise noted. On all other products, production

processing does not necessarily include testing of all parameters.

SN54AHCT125, SN74AHCT125

QUADRUPLE BUS BUFFER GATES

WITH 3-STATE OUTPUTS

SCLS264O − DECEMBER 1995 − REVISED JULY 2003

2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FUNCTION TABLE

(each buffer)

INPUTS OUTPUT

OE A

OUTPUT

L H H

L L L

H X Z

logic diagram (positive logic)

2A 2Y

2OE

1A 1Y

1OE

3A 3Y

3OE

4A 4Y

4OE

Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

Produkt Specifikationer

Mærke:	Texas Instruments
Kategori:	Ikke kategoriseret
Model:	SN74AHCT125PWR
Type:	Logisk kredsløb
Bredde:	5.1 mm
Dybde:	4.5 mm
Højde:	1.05 mm
Antal pr. pakke:	2000 stk
Pakkedybde:	364 mm
Pakkebredde:	364 mm
Pakkehøjde:	27 mm
Opbevaringstemperatur (T-T):	-65 - 150 °C
Driftstemperatur (T-T):	-40 - 125 °C
Pakketype:	TSSOP
Antal stifter:	14
Bredde (med stifter):	5.1 mm
Højde (med stifter):	1.2 mm
Dybde (med stifter):	6.6 mm